


N50A/N51A Montevina Block Diagram



N50A Schematic Index

Page	System page Ref.
01	Block Diagram
02	Schematic Information
03-05	CPU-Penryn
07-09	DDR II SO-DIMM
10-15	Cantiga
20-24	ICH9M
25	SPI ROM
29	CLK-IC9SLPR363CGLF-T
30-31	EC_IT8752
32	POWER-ON SEQUENCE
33	Realtek RTL8111C
34	RJ45 + RJ11
35	MDC
36	ALC663 Codec
37	AUDIO_G1431 & HP
38	MICROPHONE & Array MIC
39	FM2010 DSP
40	CARDBUS R5C833(PCI I/F)
41	CARDBUS R5C833(1394 & SD)
42	IEEE1394A & 4 IN1 CON
43	NewCard PWR SW & CON
44	Debug
45	LVDS & INVERTER CONNECTOR
46	CRT
48	HDMI
50	THER SENSOR & FAN
51	HDD & CDR0M
52	USB Port x 3
53	MINICARD(Ebron/Robson/3G/TV)
54	PORT Docking
55	Super I/O & FIR
56	LED/TP/SW
57	DISCHARGE
58	UMB
60	DC power jack, Batter conn.
61	Blue Tooth
62	TPM
63	Finger Print
65	MDC NUT & Hinksink NUT
66	E-SATA
68	XDP
70-77	VGA (nVidia NB9P-GE)
80	POWER_VCORE
81	POWER_SYSTEM
82	POWER_I/O_1.5V & 1.05VM
83	POWER_I/O_DDR & VTT
84	NONE
85	POWER_VGA_VCORE & 1.1V0
88	POWER_CHARGER
90	POWER_DETECT
91	POWER_LOAD SWITCH
92	POWER_PROTECT
93	POWER_SIGNAL
94	POWER_FLOWCHART

INT PU*: PU or PD in special time


ICH9-M GPIO	Use As	Signal Name	Power
GPIO 00	GPI	PMSYNC#(Programmed as GPIO)	+3VS
GPIO 01	GPI	DOCKING_DET# EXT PU	+3VS
GPIO [2:5]	GPI	PCI_INT[E:H]#EXT PU	+5VS
GPIO 06	GPI	- EXT PU	+3VS
GPIO 07	GPI	- EXT PU	+3VS
GPIO 08	GPI	EXT_SMI# EXT PU	+3VSUS
GPIO 09	Native	WOL_EN	+3VSUS
GPIO 10	GPI	RTLAN_DSM# EXT PU	+3VSUS
GPIO 11	Native	EXT_SCI#(Programmed as GPI	+3VSUS
GPIO 12	GPO	-	+3VSUS
GPIO 13	GPI	CB_SD#(Programmed as GPO)	+3VSUS
GPIO 14	GPI	AC_PRESENT EXT PD	+3VSUS
GPIO 15	Native	STP_PCI#	+3VSUS
GPIO 16	Native	PM DPRSLPVR INT PD*	+3VS
GPIO 17	GPI	WLAN_LED(Programmed as GPO	+3VS
GPIO 18	GPO	-	+3VS
GPIO 19	GPI	- EXT PU	+3VS
GPIO 20	GPO	- INT PD*	+3VS
GPIO 21	GPI	- EXT PU	+3VS
GPIO 22	GPI	BT_DET# EXT PU	+3VS
GPIO 23	Native	ICH_LDRQ1# INT PU	+3VS
GPIO 24	GPO	WLAN_ON	+3VSUS
GPIO 25	Native	STP_CPU#	+3VSUS
GPIO 26	Native	PM_S4_STATE#	+3VSUS
GPIO 27	GPO	BT_ON	+3VSUS
GPIO 28	GPO	BT_LED	+3VSUS
GPIO 29	Native	NEWCARD_OC#	+3VSUS
GPIO 30	Native	USB_OC3467#	+3VSUS
GPIO 31	Native	USB_OC3467#	+3VSUS
GPIO 32	GPO	PM_CLKRUN#	+3VS
GPIO 33	GPO	- INT PU*	+3VS
GPIO 34	GPO	-	+3VS
GPIO 35	GPO	-	+3VS
GPIO 36	GPI	- EXT PU	+3VS
GPIO 37	GPI	PCB_ID0	+3VS
GPIO 38	GPI	PCB_ID1	+3VS
GPIO 39	GPI	PCB_ID2	+3VS
GPIO 40	Native	USB_OC01#	+3VSUS
GPIO 41	Native	USB_OC2#	+3VSUS
GPIO 42	Native	USB_OC3467#	+3VSUS
GPIO 43	Native	USB_OC3467#	+3VSUS
GPIO 44	Native	CLK_DEC#	+3VSUS
GPIO 45	Native	CLK_ACC	+3VSUS
GPIO 46	Native	WLAN_ON	+3VSUS
GPIO 47	Native	UNDocking#	+3VSUS
GPIO 48	GPI	EMAIL_LED# EXT PU	+3VS
GPIO 49	GPO	GPU_RST# INT PU*	+3VS
GPIO 50	Native	PCI_REQ#1	+5VS
GPIO 51	Native	PCI_GNT#1 INT PU*	+3VS
GPIO 52	Native	PCI_REQ#2	+5VS
GPIO 53	Native	PCI_GNT#2 INT PU*	+3VS
GPIO 54	Native	PCI_REQ#3	+5VS
GPIO 55	Native	PCI_GNT#3 INT PU*	+3VS
GPIO 56	GPI	- EXT PU	+3VSUS
GPIO 57	GPI	- EXT PU	+3VSUS
GPIO 58	GPI	SPI_CS#1 INT PU*	+3VSUS
GPIO 59	Native	USB_OC0#	+3VSUS
GPIO 60	Native	RTLAN_DSM_EN	+3VSUS

GPI033 Internal Pull High, Go Low= Flash--
Descriptor Security will be overridden




EC GPIO	Use As	Signal Name	Power
GPA0	GP0	PWR_LED_UP#	
GPA1	GP0	CHG_LED_UP#	
GPA2	GP0	BATSEL_3S#	
GPA3	-	-	
GPA4	GP0	LCD_BL_PWM	
GPA5	GP0	FAN0_PWM	
GPA6	GP0	BAT1_CNT1#	
GPA7	GP0	BAT2_CNT1#	
GPB0	GP0	CHG_EN#	
GPB1	GP0	PRECHG	
GPB2	GPI	DISTP#	
GPB3	ALT	SMB0_CLK	
GPB4	ALT	SMB0_DAT	
GPB5	OD	A20GATE	
GPB6	OD	RCIN#	
GPB7	GP0	PM_RSMRST#	
GPC0	GPI	MARATHON#	
GPC1	ALT	SMB1_CLK	
GPC2	ALT	SMB1_DAT	
GPC3	GP0	PM_PWRBTN#	
GPC4	ALT	AC_IN_OC#	
GPC5	GP0	OP_SD#	
GPC6	ALT	BAT1_IN_OC#	
GPC7	GP0	3G_ON#	
GPD0	GPI	PWRLIMIT#	
GPD1	ALT	PM_S4_STATE#	
GPD2	ALT	BUF_PLT_RST#	
GPD3	OD	EXT_SCI#	
GPD4	OD	EXT_SMI#	
GPD5	GP0	LCD_BACKOFF#	
GPD6	ALT	FAN0_TACH	
GPD7	GPI	COLOREN#	
GPE0	GP0	VSUS_ON	
GPE1	GP0	SUSC_EC#	
GPE2	GP0	SUSB_EC1#	
GPE3	GP0	CPU_VRON	
GPE4	ALT	PWR_SW#	
GPE5	ALT	BAT2_IN_OC#	
GPE6	GPI	LID_SW#	
GPE7	GP0	PM_THERM#	
GPF0	GPI	BLUETOOTH#	
GPF1	GPI	WIRELESS#	
GPF2	ALT	PS2_CLK_5S_PD	
GPF3	ALT	PS2_DATA_5S_PD	
GPF4	ALT	TP_CLK	
GPF5	ALT	TP_DAT	
GPF6	GP0	THRO_CPU	
GPF7	GP0	PS_SHDN#	
GPG0	GPI	INSTANT_ON#	
GPG1	ALT	PM_SUSB#	
GPG2	GP0	BAT1_CNT2#	
-	-	-	
-	-	-	


[illegible]

12G01059478G




Default Strapping When Not Used





+VCCP Decoupling Capacitor (Place near CPU)

因為CE0501與ME干涉, CE0501要移遠一點, 而預留CE0502在原本CE0501位置



Decoupling guide from Intel


VCCP	22uF/10V	10uF	* 32pcs
	330uF/2V		* 6pcs
VCCP	0.1uF		* 6pcs
	150uF		* 1pcs ?
	10uF		* 1pcs ?

+VCCP Mid-Frequency Capacitor

Intel: 22uF *32
F3S: 10uF *16
A7S: 10uF *1011/17
V1V: ?


+VCCP Decoupling Capacitor

Intel: 270uF *1, 0.1uF *6
F3S: 100uF *1, 0.1uF *4
V1V: ?




Thermal Trip signal (From CPU to ICH-9M and sequence)

Thermal trip control circuit




		Title :
ASUSTeK COMPUTER INC. NB1		Engineer: <i>yun-feng_yan</i>
Size A	Project Name N50A/N51A	Rev 1.0
Date: Thursday, July 24, 2008		Sheet 6 of 79


REV Type




M_A_DQ[63:0] 13







STD Type





M_B_DQ[63:0] 13






Cap 0.1uF within 100 mils from GMCH








11/15 change R1203 from 2.37Kohm(1%) to 2.4Kohm(1%)





SDA1
PCI-EXPRESS
VGA









if the total motherboard route length is less than 12\$, the recommended R0920 is 1 k次
1%;
For longer route lengths between 12\$-15.3\$, the recommended R0920 is 976 次 1%.




Max : 3000mA(DDR2)



Route VCC_AXG_SENSE and VSS_AXG_SENSE differentially.









		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name		Rev
A	N50A/N51A		1.0
Date: Thursday, July 24, 2008		Sheet	17 of 79

		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size B	Project Name N50A/N51A		Rev 1.0
Date: Thursday, July 24, 2008		Sheet 18	of 79



R1.1_(11)




ASUS		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size A	Project Name N50A/N51A		Rev 1.0
Date: Friday, August 01, 2008		Sheet	19 of 79



LCI/GLCI disable guidelines
Design guide 4.11.19





Flash Descriptor Security
Override
High = Enable (Default)
Low = Overridden









First:12G20110020C
second:12G201100208

[ICH_TP3, ACZ_SDOUT] : XOR Chain Entrance Strap
00 = Reserved
01= Enter XOR Chain
10= Normal Operation (Default)
11= Set PCIe Port Config Bit 1



該電阻的値在F3A上爲22歐姆!
用來調節SATA 信號

VccSus1_05, VccSus1_5, &
VccCL1_5 Internal VR
VccLAN1_05 & VccCL1_05
Internal VR
High = Enable (Default)
Low = Disable



When supporting CLK GEN Turbo PIN, UNI R2108, R2109


Place within 500 mils of ICH

Title : SB-ICH9M(2)



ASUSTeK COMPUTER INC. NBI Engineer: <OrgAddr1>

Size	Project Name	Rev
Custom	N50A/N51A	1.0

Date: Wednesday, August 06, 2008 Sheet 21 of 79




ICH9-M




EC-IT8752

**Do not support iAMT
Remove ME-EC smbus**




Master	Slave
SCL_3A SDA_3A (ICH9M)	A. SMB_CLK_S SMB_DAT_S → SO-DIMM0; SO-DIMM1; Debug; WLAN Card B. SMB_CLK_M SMB_DAT_M → CLK Generator
SMB0_CLK SMB0_DAT (EC)	BATTERY
SMB1_CLK SMB1_DAT (EC)	Thermal Sensor




FOR iTPM
8Mb 05G00120A010


ASUS		Title : SPI ROM	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size A	Project Name N50A/N51A		Rev 1.0
Date: Wednesday, August 06, 2008		Sheet	25 of 79



		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size A	Project Name N50A/N51A		Rev 1.0
Date: Thursday, July 24, 2008		Sheet 26 of 79	




		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size A	Project Name N50A/N51A		Rev 1.0
Date: Thursday, July 24, 2008		Sheet 27 of 79	



		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size A	Project Name N50A/N51A		Rev 1.0
Date: Thursday, July 24, 2008		Sheet 28 of 79	

2 source:RTM875T-363 06G011501020



Note: When plug in or out the battery, it may cause a spike to damage EC and gas gauge. It needs to add varistors to protect those pins.

For Switch

30 PWR_SW# PWR_SW# 1 R3101 10KOhm 2 R3102 10KOhm 56 PWR_SW# +3V+V_EC

C3106 0.01uF/50V

Layout note: close to IT8752

30 LID_SW# LID SW# 1 R3104 10kOhm 2 R3103 10kOhm 2 R3102 10kOhm +3V+V_EC 45 LID_SW#

C3107 0.01uF/50V

Layout note: close to IT8752


For Thermal Control Method


[illegible]







Keyboard Connector

Pinout diagram for the J3101 connector. The diagram shows 26 pins. Pins 1 through 24 are grouped in a blue box labeled "SIDE2" at the top and "SIDE1" at the bottom. Pin 25 is connected to ground (GND). Pin 26 is connected to FPC_CON_24P. The pins are labeled with their functions: KSO7, KSO0, KS11, KS17, KSO9, KS16, KS15, KSO3, KS14, KS12, KSO1, KS13, KS10, KSO13, KSO5, KSO2, KSO4, KSO8, KSO6, KSO11, KSO10, KSO12, KSO14, and KSO15.

Pin	Function
1	KSO7
2	KSO0
3	KS11
4	KS17
5	KSO9
6	KS16
7	KS15
8	KSO3
9	KS14
10	KS12
11	KSO1
12	KS13
13	KS10
14	KSO13
15	KSO5
16	KSO2
17	KSO4
18	KSO8
19	KSO6
20	KSO11
21	KSO10
22	KSO12
23	KSO14
24	KSO15
25	GND
26	FPC_CON_24P







12G142111083







		Title : MDC	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size Custom	Project Name N50A/N51A		Rev 1.0
Date: Thursday, July 24, 2008		Sheet	35 of 79

Audio Power

$$V_0 = 1.25 * (1 + R_{3706}/R_{3705})$$



$$= 1.25 * (1 + 100K/34.8K) = 4.84$$




A circuit diagram showing a 2.2uF capacitor (C3629) connected between CPVREF and GND_AUDIO.

		Title : CODEC ALC663	
ASUSTek COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size Custom	Project Name N50A/N51A		Rev 1.0
Date: Wednesday, August 06, 2008		Sheet 36 of 79	


MUTE CONTROL



SPEAKER AMP




HP & SPDIF CONN






GAIN0	GAIN1	Av(inv)
0	0	6 dB
0	1	10 dB
1	0	15.6 dB
1	1	21.6 dB

AMP POWER




JACK GND




JACK_IN#	LINE2_JD_D	Mode
0	1	SPDIF_CON
0	0	HEADPHONE, SPDIF_HDMI
1	1	SPDIF_HDMI


SPEAKER CONNECTOR(2W)










<http://laptop-motherboard-schematic.blogspot.com/>


















1st source:06G030091010





!! ExpressCard Standard 1.0:
 Change Pin7 from RESERVED to SMBCLK
 Change Pin8 from SMBCLK to SMBDATA
 Change Pin9 from SMBDATA to +1.5V





NewCard Ejecter






3.0V~3.6V
 Ave= 200mA
 Max= 275 mA





3.0V~3.6V
 Ave= 1000mA
 Max= 1300 mA



1.35V~1.65V
 Ave= 500 mA
 Max= 650 mA




Block A




If don't support NewCard Debug Card,Pls do
(a) DNI all components of block A
(b) Mount Block C (RN5401,R6975)


For PCMCIA Debug Card

If support NewCard Debug Card,
Pls don't mount all components.




Bottom Contact









Place a 0.1uF CAP across the ESD Diode close



PLACE ESD Diodes near VGA port






		Title : DVI
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>
Size A	Project Name N50A/N51A	Rev 1.0
Date: Thursday, July 24, 2008		Sheet 47 of 79


Solution1

pull up resistor change to 100ohm



Solution2

for 1.5V HDA




ASUS		Title :	
ASUSTek COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name		Rev
Custom	N50A/N51A		1.0
Date: Friday, August 01, 2008		Sheet	49 of 79

Thermal Sensor


24,30,62 SMB1_CLK
24,30,62 SMB1_DAT

1st source: 066023096010
2nd source: 066023026012

TEMP.SENSOR G780P11U SOP-8 GMT
TEMP SENSOR MAX6657YMS+ SOP-8 MAXIM





DC FAN Control





SATA HDD




12G15200022E










ODD





1st:12G151000132
2nd:12G15100013U



07/16 CE5203 Place under connector








		Title : Port Docking	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name		Rev
A	N50A/N51A		1.0
Date: Thursday, July 24, 2008		Sheet	54 of 79


	A	B	C	D	E
1					
2					
3					
4					
5					

		Title : Super I/O & FIR
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>
Size A	Project Name N50A/N51A	Rev 1.0
Date: Thursday, July 24, 2008		Sheet 55 of 79


For Power LED




For Battery LED




For BT LED




For Number Lock




For Ionizer




For WireLess LED





LEDs for testing




For Caps. Lock




For SATA/IDE LED




SHUT_DOWN#








		Title :UWB Minicard card	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size Custom	Project Name N50A/N51A		Rev 1.0
Date: Wednesday, August 06, 2008		Sheet	58 of 79




		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name		Rev
A	N50A/N51A		1.0
Date: Thursday, July 24, 2008		Sheet	59 of 79

DC IN




BAT IN


3/11 Pin define follow Battery protection board




Without Battery & Pull out Adapter




For bluetooth




For side SW




For TPM module




Cap Sensor 12G182400702




ION 12G17100004K





R1.10 04/08 Item1 level shift





R1.10 04/08 Item2 Ion Power control schematic







		Title : TUN	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size B	Project Name N50A/N51A	Rev 1.0	
Date: Thursday, July 24, 2008		Sheet 64	of 79

R1.11 04/10 EMI






R2.0 06/18 reserve for EMI


固定孔






FOR SCREW HOLE



FOR TPM (BOT) 13GN7510M270 FOR MDC (TOP)













FOR CPU



MINI PCI-E CON

12G15110007M








ASUS		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size A	Project Name N50A/N51A		Rev 1.0
Date: Friday, August 01, 2008		Sheet	67 of 79





[illegible][illegible][illegible]














SUSB#_PWR POWER




SUSC#_PWR POWER



<Variant Name>


ASUS		Title :Power_Load_Switch	
ASUSTeK COMPUTER INC		Engineer: limy_li	
Size	Project Name	Rev	
Custom	N50A/N51A	1.0	
Date: Tuesday, August 05, 2008	Sheet	75	of 79

POWER GOOD DETECTOR



<Variant Name>

ASUS		Title: Power_good_detector	
ASUSTeK COMPUTER INC		Engineer: limy_li	
Size Custom	Project Name N50A/N51A		Rev 1.0
Date: Friday, August 01, 2008		Sheet 76 of 79	



VREF = 5.0V
 $f_{osc}(KHz) = 17000 / RT (KOhm)$
 Soft start: $t_s(s) = 0.13 * CS (uF)$

VTH of ACIN: $1.25V / 22 * (205+22) = 12.9V$
 Change PR607 and PR608 value

Pre-Charging Mode :

Precharging current = 150mA
 $V_{adj2} = 168.75mV$

BAT_LEARN = 1,
 Battery discharge

Battery Charging Voltage :

$V_{adj3} = V_{ref} \Rightarrow V_{bat} = 4.2V / cell$
 CELLS->open $\Rightarrow$ 3 cells
 $V_{BAT} = 3 * 4.2V = 12.6V$

Battery Charging Current :

$I_{chg} = (V_{adj2} - 0.075) / (25 * R_s)$
 $= (1.6375 - 0.075) / (25 * 0.025) = 2.5A$

Input Adaptor Max. Current Limit :

$I_{limit_current} = (V_{adj1} - 0.075) / (25 * R_s)$
 $= (1.25 - 0.075) / (25 * 0.015) = 3.13A$

